Author of the publication

A 1ynm 1.25V 8Gb 16Gb/s/Pin GDDR6-Based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep Learning Application.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , and . IEEE J. Solid State Circuits, 58 (1): 291-302 (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Newton: A DRAM-maker's Accelerator-in-Memory (AiM) Architecture for Machine Learning., , , , , , , and . MICRO, page 372-385. IEEE, (2020)A 1ynm 1.25V 8Gb 16Gb/s/Pin GDDR6-Based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep Learning Application., , , , , , , , , and 27 other author(s). IEEE J. Solid State Circuits, 58 (1): 291-302 (2023)LL-PCM: Low-Latency Phase Change Memory Architecture., , , , and . DAC, page 14. ACM, (2019)ScalCore: Designing a core for voltage scalability., , , , , and . HPCA, page 681-693. IEEE Computer Society, (2016)A 1.2V 38nm 2.4Gb/s/pin 2Gb DDR4 SDRAM with bank group and ×4 half-page architecture., , , , , , , , , and 12 other author(s). ISSCC, page 40-41. IEEE, (2012)In-DRAM near-data approximate acceleration for GPUs., , , , , and . PACT, page 34:1-34:14. ACM, (2018)A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications., , , , , , , , , and 21 other author(s). ISSCC, page 1-3. IEEE, (2022)