Author of the publication

DFGC: DFG-aware NoC Control based on Time Stamp Prediction for Dataflow Architecture.

, , and . ICCD, page 432-439. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Loop Optimization Method for Dataflow Architecture., , , , , , , and . HPCC/DSS/SmartCity/DependSys, page 202-211. IEEE, (2022)DFU-E: A Dataflow Architecture for Edge DSP and AI Applications., , , , , , , , , and 1 other author(s). IEEE Trans. Parallel Distributed Syst., 36 (6): 1100-1114 (June 2025)Accelerating Convolutional Neural Networks by Exploiting the Sparsity of Output Activation., , , , , , , , , and 2 other author(s). IEEE Trans. Parallel Distributed Syst., 34 (12): 3253-3265 (December 2023)Improving Utilization of Dataflow Architectures Through Software and Hardware Co-Design., , , , , and . Euro-Par, volume 14100 of Lecture Notes in Computer Science, page 245-259. Springer, (2023)Augmented Reality Based Educational Design for Children., , , and . Int. J. Emerg. Technol. Learn., 14 (3): 51-60 (2019)StreamDCIM: A Tile-based Streaming Digital CIM Accelerator with Mixed-stationary Cross-forwarding Dataflow for Multimodal Transformer., , , , , , and . CoRR, (February 2025)DFGC: DFG-aware NoC Control based on Time Stamp Prediction for Dataflow Architecture., , and . ICCD, page 432-439. IEEE, (2023)ROMA: A Reconfigurable On-chip Memory Architecture for Multi-core Accelerators., , , , , , , , , and . HPCC/DSS/SmartCity/DependSys, page 49-57. IEEE, (2023)Accelerating Authenticated Block Ciphers via RISC-V Custom Cryptography Instructions., , , , , , , , and . DATE, page 1-7. IEEE, (2025)LeakageFreeSpec: Applying the Wiping Approach to Defend Against Transient Execution Attacks., , , and . CF, ACM, (2024)