( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Will continued process-node shrinks kill high-performance analog design?

, , , , , , , , и . CICC, стр. 616-617. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Sakir Ün

Un Nam

Un Ko

Cemal Ün

In-Hyung Moon

 

Другие публикации лиц с тем же именем

Analysis of back-end flash in a 1.5b/stage pipelined ADC., , и . ISCAS, стр. 2247-2250. IEEE, (2013)Class A+ amplifier with controlled positive feedback for discrete-time signal processing circuits., , , и . ISCAS, стр. 428-431. IEEE, (2012)Correlated jitter sampling for jitter cancellation in pipelined TDC., , , и . ISCAS, стр. 810-813. IEEE, (2012)Ring amplifiers for switched-capacitor circuits., , , , , и . ISSCC, стр. 460-462. IEEE, (2012)A 71dB dynamic range third-order ΔΣ TDC using charge-pump., , , и . VLSIC, стр. 168-169. IEEE, (2012)A 48 fJ/CS, 74 dB SNDR, 87 dB SFDR, 85 dB THD, 30 MS/s pipelined ADC using hybrid dynamic amplifier., , , , и . VLSIC, стр. 1-2. IEEE, (2014)Jitter in high-speed serial and parallel links., , , , и . ISCAS (4), стр. 425-428. IEEE, (2004)Low-distortion delta-sigma topologies for MASH architectures., , и . ISCAS (1), стр. 1144-1147. IEEE, (2004)An extended radix-based digital calibration technique for multi-stage ADC., и . ISCAS (1), стр. 829-832. IEEE, (2003)Parameter variation analysis for voltage controlled oscillators in phase-locked loops., , , и . ISCAS, стр. 716-719. IEEE, (2008)