( en | de | ru )

 

Disambiguation of "Chakrabarti, Chaitali"

Author of the publication

copydeleteadd this publication to your clipboard
Compressing LSTM Networks with Hierarchical Coarse-Grain Sparsity.

, , , , and . INTERSPEECH, page 21-25. ISCA, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chaitali Chakrabarti

Subhadip Chakrabarti

Gopa Chakrabarti

Romon Chakrabarti

Sudhir Kumar Chakrabarti

 

Other publications of authors with the same name

Communication and Computation Reduction for Split Learning using Asynchronous Training., , and . SiPS, page 76-81. IEEE, (2021)Articulation constrained learning with application to speech emotion recognition., , , , and . EURASIP J. Audio Speech Music. Process., (2019)Versa: A 36-Core Systolic Multiprocessor With Dynamically Reconfigurable Interconnect and Memory., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 57 (4): 986-998 (2022)Impact of On-chip Interconnect on In-memory Acceleration of Deep Neural Networks., , , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (2): 34:1-34:22 (2022)Interconnect-Aware Area and Energy Optimization for In-Memory Acceleration of DNNs., , , , , and . IEEE Des. Test, 37 (6): 79-87 (2020)Data storage time sensitive ECC schemes for MLC NAND Flash memories., , , and . ICASSP, page 2513-2517. IEEE, (2013)Compressing LSTM Networks with Hierarchical Coarse-Grain Sparsity., , , , and . INTERSPEECH, page 21-25. ISCA, (2020)Improving Energy Efficiency of Convolutional Neural Networks on Multi-core Architectures through Run-time Reconfiguration., , , , , , and . ISCAS, page 375-379. IEEE, (2022)FALCON: An FPGA Emulation Platform for Domain-Specific SoCs (DSSoCs)., , , , , , , , , and 5 other author(s). IEEE Des. Test, 41 (1): 70-80 (February 2024)System-Level Benchmarking of Chiplet-based IMC Architectures for Deep Neural Network Acceleration., , , , , and . ASICON, page 1-4. IEEE, (2021)