Author of the publication

A 22-29 GHz Voltage-Biased LC-VCO with Suppressed Flicker Noise over Tuning Range in 22nm FD-SOI.

, , and . NEWCAS, page 1-4. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 400 μW 4.7-to-6.4GHz VCO under an Above-IC Inductor in 45nm CMOS., , , , and . ISSCC, page 536-537. IEEE, (2008)Modeling FinFET metal gate stack resistance for 14nm node and beyond., , , , , , , , and . ICICDT, page 1-4. IEEE, (2015)A Single-Channel, 600-MS/s, 12-b, Ringamp-Based Pipelined ADC in 28-nm CMOS., , , , and . IEEE J. Solid State Circuits, 54 (2): 403-416 (2019)Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients., , , , , , and . DAC, page 399-404. ACM, (2002)Flicker noise upconversion mechanisms in K-band CMOS VCOs., , , and . A-SSCC, page 1-4. IEEE, (2015)A CMOS IQ direct digital RF modulator with embedded RF FIR-based quantization noise filter., , , and . ESSCIRC, page 139-142. IEEE, (2011)A 54-64.8 GHz subharmonically injection-locked frequency synthesizer with transmitter EVM between -26.5 dB and -28.8 dB in 28 nm CMOS., , , , , and . ESSCIRC, page 243-246. IEEE, (2017)A 79GHz variable gain low-noise amplifier and power amplifier in 28nm CMOS operating up to 125°C., , , and . ESSCIRC, page 183-186. IEEE, (2014)A 6.2mW 7b 3.5GS/s time interleaved 2-stage pipelined ADC in 40nm CMOS., , , and . ESSCIRC, page 75-78. IEEE, (2014)An up to 36Gbps analog baseband equalizer and demodulator for mm-wave wireless communication in 28nm CMOS., , , and . CICC, page 1-4. IEEE, (2017)