From post

копировать удалить добавить публикацию в буфер
Запись сообщества
посмотреть историю данной записи
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

MobiLattice: A Depth-wise DCNN Accelerator with Hybrid Digital/Analog Nonvolatile Processing-In-Memory Block.

Q. Zheng, X. Li, Z. Wang, G. Sun, Y. Cai, R. Huang, Y. Chen, и H. Li. ICCAD, стр. 104:1-104:9. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Zheng-Zheng Kuang

Xing Zheng

Jiarong Zheng

Shuiying Zheng

Nanxi Zheng

Другие публикации лиц с тем же именем

SiDA: Sparsity-Inspired Data-Aware Serving for Efficient and Scalable Large Mixture-of-Experts Models.Z. Du, S. Li, Y. Wu, X. Jiang, J. Sun, Q. Zheng, Y. Wu, A. Li, H. Li, и Y. Chen. CoRR, (2023)Accelerating Sparse Attention with a Reconfigurable Non-volatile Processing-In-Memory Architecture.Q. Zheng, S. Li, Y. Wang, Z. Li, Y. Chen, и H. Li. DAC, стр. 1-6. IEEE, (2023)Lattice: An ADC/DAC-less ReRAM-based Processing-In-Memory Architecture for Accelerating Deep Convolution Neural Networks.Q. Zheng, Z. Wang, Z. Feng, B. Yan, Y. Cai, R. Huang, Y. Chen, C. Yang, и H. Li. DAC, стр. 1-6. IEEE, (2020)MobiLattice: A Depth-wise DCNN Accelerator with Hybrid Digital/Analog Nonvolatile Processing-In-Memory Block.Q. Zheng, X. Li, Z. Wang, G. Sun, Y. Cai, R. Huang, Y. Chen, и H. Li. ICCAD, стр. 104:1-104:9. IEEE, (2020)Quantum algorithm and experimental demonstration for the subset sum problem.Q. Zheng, P. Zhu, S. Xue, Y. Wang, C. Wu, X. Yu, M. Yu, Y. Liu, M. Deng, J. Wu и 1 other автор(ы). Sci. China Inf. Sci., 65 (8): 1-14 (2022)EMS-i: An Efficient Memory System Design with Specialized Caching Mechanism for Recommendation Inference.Y. Wang, S. Li, Q. Zheng, A. Chang, H. Li, и Y. Chen. ACM Trans. Embed. Comput. Syst., 22 (5s): 100:1-100:22 (октября 2023)Improving the Robustness and Efficiency of PIM-Based Architecture by SW/HW Co-Design.X. Yang, S. Li, Q. Zheng, и Y. Chen. ASP-DAC, стр. 618-623. ACM, (2023)Block-Wise Mixed-Precision Quantization: Enabling High Efficiency for Practical ReRAM-based DNN Accelerators.X. Wu, E. Hanson, N. Wang, Q. Zheng, X. Yang, H. Yang, S. Li, F. Cheng, P. Pande, J. Doppa и 2 other автор(ы). CoRR, (2023)Hiearchical Crossbar Design for ReRAM based Write Variation Inhibition on-chip learning.Q. Zheng, Z. Wang, J. Kang, Z. Yu, Y. Cai, и J. Xu. NVMTS, стр. 1-3. IEEE, (2018)Processing-in-Memory Technology for Machine Learning: From Basic to ASIC.B. Taylor, Q. Zheng, Z. Li, S. Li, и Y. Chen. IEEE Trans. Circuits Syst. II Express Briefs, 69 (6): 2598-2603 (2022)

BibSonomy

Disambiguation