( en | de | ru )

 

Disambiguation of "Chattopadhyay, Santanu"

Author of the publication

copydeleteadd this publication to your clipboard
KGPMIN: an efficient multilevel multioutput AND-OR-XOR minimizer.

, , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (3): 257-265 (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Anupam Chattopadhyay

Santanu Sarma

Santanu Mukherjee

Dhrupadi Chattopadhyay

Santanu Pal

 

Other publications of authors with the same name

A hardware based low temperature solution for VLSI testing using decompressor side masking., , , and . ISCAS, page 637-640. IEEE, (2015)Efficient Key-Gate Placement and Dynamic Scan Obfuscation Towards Robust Logic Encryption., , and . IEEE Trans. Emerg. Top. Comput., 9 (4): 2109-2124 (2021)Runtime Mitigation of Packet Drop Attacks in Fault-tolerant Networks-on-Chip., , , and . CoRR, (2019)Fault Coverage Enhancement via Weighted Random Pattern Generation in BIST Using a DNN-Driven-PSO Approach., , , , , and . ICIT, page 228-233. IEEE, (2019)Scan Chain Masking for Diagnosis of Multiple Chain Failures in a Space Compaction Environment., , , and . IEEE Trans. Very Large Scale Integr. Syst., 23 (7): 1185-1195 (2015)In-Field Test for Permanent Faults in FIFO Buffers of NoC Routers., , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (1): 393-397 (2016)Low power finite state machine synthesis using power-gating., , and . Integr., 44 (3): 175-184 (2011)Improving Security of Logic Encryption in Presence of Design-for-Testability Infrastructure., , and . ISCAS, page 1-5. IEEE, (2019)Confidence Based Power Aware Testing., , , and . ISED, page 62-66. IEEE, (2012)An ATE assisted DFD technique for volume diagnosis of scan chains., , , and . DAC, page 31:1-31:6. ACM, (2013)