( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Capture power reduction using clock gating aware test generation.

, , , , и . ITC, стр. 1-9. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Krishna Saxena

Krishna-K

Krishna Moorthi

Krishna Zivraj

Krishna Narasimhan

 

Другие публикации лиц с тем же именем

Improving Diagnosis Resolution and Performance at High Compression Ratios., , , , , и . ITC, стр. 1-8. IEEE, (2018)Low cost at-speed testing using On-Product Clock Generation compatible with test compression., , , , , , , , и . ITC, стр. 724-733. IEEE Computer Society, (2010)Advancing test compression to the physical dimension., , , , , , , , и . ITC, стр. 1-10. IEEE, (2017)A Novel Failure Diagnosis Approach for Low Pin Count and Low Power Compression Architectures., , , , , , и . NATW, стр. 43-48. IEEE, (2015)Tutorial T3A: Testing Low-Power Integrated Circuits: Challenges, Solutions, and Industry Practices., , и . VLSID, стр. 5-6. IEEE Computer Society, (2014)A Power-Aware Test Methodology for Multi-Supply Multi-Voltage Designs., , , , и . ITC, стр. 1-10. IEEE Computer Society, (2008)High throughput multiple device diagnosis system., , , , и . ITC, стр. 1-10. IEEE, (2017)Low Power Reduced Pin Count Test Methodology., , , , и . ATS, стр. 251-258. IEEE, (2007)Efficient testing of hierarchical core-based SOCs., , , , , , , , и . ITC, стр. 1-10. IEEE Computer Society, (2014)Why is Conventional ATPG Not Sufficient for Advanced Low Power Designs?., , , , и . Asian Test Symposium, стр. 295-300. IEEE Computer Society, (2009)