( en | de | ru )

 

Disambiguation of "Callegaro, Vinicius"

Author of the publication

copydeleteadd this publication to your clipboard
Graph-Based Transistor Network Generation Method for Supergate Design.

, , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 692-705 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vinícius Liebel

Vinícius Maran

Vinicius Malatesta

Vinicius Mariano Carvalho

Vinicius Kannen Cardoso

 

Other publications of authors with the same name

SwitchCraft: a framework for transistor network design., , , , , and . SBCCI, page 49-53. ACM, (2010)Graph-Based Transistor Network Generation Method for Supergate Design., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 692-705 (2016)Area impact analysis of via-configurable regular fabric for digital integrated circuit design., , , , , and . SBCCI, page 103-108. ACM, (2011)Transistor-level optimization of CMOS complex gates., , , , , and . LASCAS, page 1-4. IEEE, (2013)Improving the methodology to build non-series-parallel transistor arrangements., , , , , and . SBCCI, page 1-6. IEEE, (2013)Read-polarity-once Boolean functions., , , and . SBCCI, page 1-6. IEEE, (2013)Efficient method to compute minimum decision chains of Boolean functions., , , and . ACM Great Lakes Symposium on VLSI, page 419-422. ACM, (2011)SOP based logic synthesis for memristive IMPLY stateful logic., , , and . ICCD, page 228-235. IEEE Computer Society, (2015)Four-Level Forms for Memristive Material Implication Logic., , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (5): 1228-1232 (2019)KL-cut based digital circuit remapping., , , , and . NORCHIP, page 1-4. IEEE, (2012)