( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Graph-Based Transistor Network Generation Method for Supergate Design.

, , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 692-705 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Vinícius Liebel

Vinícius Maran

Vinicius Malatesta

Vinicius Mariano Carvalho

Vinicius Kannen Cardoso

 

Другие публикации лиц с тем же именем

SwitchCraft: a framework for transistor network design., , , , , и . SBCCI, стр. 49-53. ACM, (2010)Graph-Based Transistor Network Generation Method for Supergate Design., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 692-705 (2016)Area impact analysis of via-configurable regular fabric for digital integrated circuit design., , , , , и . SBCCI, стр. 103-108. ACM, (2011)Transistor-level optimization of CMOS complex gates., , , , , и . LASCAS, стр. 1-4. IEEE, (2013)Improving the methodology to build non-series-parallel transistor arrangements., , , , , и . SBCCI, стр. 1-6. IEEE, (2013)Efficient transistor-level design of CMOS gates., , , , , и . ACM Great Lakes Symposium on VLSI, стр. 191-196. ACM, (2013)A Simple and Effective Heuristic Method for Threshold Logic Identification., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (5): 1023-1036 (2018)Improved logic synthesis for memristive stateful logic using multi-memristor implication., , , , и . ISCAS, стр. 181-184. IEEE, (2015)Four-Level Forms for Memristive Material Implication Logic., , , и . IEEE Trans. Very Large Scale Integr. Syst., 27 (5): 1228-1232 (2019)SOP based logic synthesis for memristive IMPLY stateful logic., , , и . ICCD, стр. 228-235. IEEE Computer Society, (2015)