( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
10.6 A 10GHz FMCW Modulator Achieving 680MHz/μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Predistortion.

, , , , , , , , и . ISSCC, стр. 198-200. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Leonardo Estupiñán

Leonardo Finocchi

Leonardo Ebeling

Leonardo Dude

Leonardo Bianchi

 

Другие публикации лиц с тем же именем

A 79.3fsrms Jitter Fractional-N Digital PLL Based on a DTC Chopping Technique., , , , , , , , и . VLSI Technology and Circuits, стр. 1-2. IEEE, (2024)10.1 An 8.75GHz Fractional-N Digital PLL with a Reverse-Concavity Variable-Slope DTC Achieving 57.3fsrms Integrated Jitter and -252.4dB FoM., , , , , , , и . ISSCC, стр. 188-190. IEEE, (2024)A 12.9-to-15.1GHz Digital PLL Based on a Bang-Bang Phase Detector with Adaptively Optimized Noise Shaping Achieving 107.6fs Integrated Jitter., , , , , , , , , и 4 other автор(ы). ISSCC, стр. 445-447. IEEE, (2021)A 68.6fsrms-Total-integrated-Jitter and 1.5µs-LocKing-Time Fractional-N Bang-Bang PLL Based on Type-II Gear Shifting and Adaptive Frequency Switching., , , , , , , , , и 3 other автор(ы). ISSCC, стр. 1-3. IEEE, (2022)10.6 A 10GHz FMCW Modulator Achieving 680MHz/μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Predistortion., , , , , , , , и . ISSCC, стр. 198-200. IEEE, (2024)A 13.6-69.1GHz 5.6mW Ring-Type Injection-Locked Frequency Divider by Five with >20% Continuous Locking Range and Operation up to 101.6GHz in 28nm CMOS., , , , и . CICC, стр. 1-2. IEEE, (2021)17.2 A 66fsrmsJitter 12.8-to-15.2GHz Fractional-N Bang-Bang PLL with Digital Frequency-Error Recovery for Fast Locking., , , , , , , и . ISSCC, стр. 268-270. IEEE, (2020)17.5 A 12.5GHz Fractional-N Type-I Sampling PLL Achieving 58fs Integrated Jitter., , , , , , , и . ISSCC, стр. 274-276. IEEE, (2020)