Author of the publication

A 40nm Analog-Input ADC-Free Compute-in-Memory RRAM Macro with Pulse-Width Modulation between Sub-arrays.

, , , and . VLSI Technology and Circuits, page 266-267. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Optimization Strategies for Digital Compute-in-Memory from Comparative Analysis with Systolic Array., , and . AICAS, page 1-5. IEEE, (2023)Enabling Ultra-Low Power Ultrasound Imaging with Compute-in-Memory Sparse Reconstruction Accelerator., , , , , and . BioCAS, page 1-5. IEEE, (2023)Compute-in-Memory: From Device Innovation to 3D System Integration., , , , , , , and . ESSDERC, page 21-28. IEEE, (2021)RAWAtten: Reconfigurable Accelerator for Window Attention in Hierarchical Vision Transformers., , and . DATE, page 1-6. IEEE, (2023)XOR-CIM: Compute-In-Memory SRAM Architecture with Embedded XOR Encryption., , , , and . ICCAD, page 77:1-77:6. IEEE, (2020)A 40nm Analog-Input ADC-Free Compute-in-Memory RRAM Macro with Pulse-Width Modulation between Sub-arrays., , , and . VLSI Technology and Circuits, page 266-267. IEEE, (2022)Improved Ant Colony Optimization Algorithm for Optimized Nodes Deployment of HAP-Based Marine Monitoring Sensor Networks., , , , , and . CSPS (3), volume 517 of Lecture Notes in Electrical Engineering, page 933-941. Springer, (2018)NeuroSim Validation with 40nm RRAM Compute-in-Memory Macro., , , , and . AICAS, page 1-4. IEEE, (2021)Enabling Long-Term Robustness in RRAM-based Compute-In-Memory Edge Devices., , and . ISCAS, page 1-5. IEEE, (2023)Optimal Placement in RFID-Integrated VANETs for Intelligent Transportation System., , , , , and . RFID-TA, page 1-6. IEEE, (2018)