From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A 1.4GHz 20.5Gbps GZIP decompression accelerator in 14nm CMOS featuring dual-path out-of-order speculative Huffman decoder and multi-write enabled register file array., , , , , , , , , и 2 other автор(ы). VLSI Circuits, стр. 238-. IEEE, (2019)A 280mV 3.1pJ/code Huffman Decoder for DEFLATE Decompression Featuring Opportunistic Code Skip and 3-way Symbol Generation in 14nm Tri-gate CMOS., , , , , , , , , и . A-SSCC, стр. 263-266. IEEE, (2018)Data De-duplication and Event Processing for Security Applications on an Embedded Processor., , и . SRDS, стр. 418-423. IEEE Computer Society, (2012)A 220-900mV 179Mcode/s 36pJ/code Canonical Huffman Encoder for DEFLATE Compression in 14nm CMOS., , , , , , , , , и 2 other автор(ы). CICC, стр. 1-4. IEEE, (2019)Toward Postquantum Security for Embedded Cores., , , , , и . IEEE Micro, 39 (4): 17-26 (2019)Fast multiplication techniques for public key cryptography., , и . ISCC, стр. 316-325. IEEE Computer Society, (2008)Techniques to Encode and Compress Fault Dictionaries., и . VTS, стр. 195-200. IEEE Computer Society, (1999)Accelerated Processing of Secure Email by Exploiting Built-in Security Features on the Intel EP80579 Integrated Processor with Intel QuickAssist Technology., , и . SRDS Workshops, стр. 1-8. IEEE Computer Society, (2011)34.4Mbps 1.56Tbps/W DEFLATE Decompression Accelerator Featuring Block-Adaptive Huffman Decoder in 14nm Tri-Gate CMOS for IoT Platforms., , , , , , , , , и . ESSCIRC, стр. 90-93. IEEE, (2018)Intel HEXL: Accelerating Homomorphic Encryption with Intel AVX512-IFMA52., , , , и . WAHC@CCS, стр. 57-62. WAHC@ACM, (2021)