( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Area and routing efficiency of SWD circuits compared to advanced CMOS.

, , , , , , , , и . ICICDT, стр. 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Odysseas Kontovourkis

Vasileios Zografos

Odysseas Papapetrou

Evangelos Zografos

 

Другие публикации лиц с тем же именем

Majority Logic Synthesis for Spin Wave Technology., , , , и . DSD, стр. 691-694. IEEE Computer Society, (2014)Area and routing efficiency of SWD circuits compared to advanced CMOS., , , , , , , , и . ICICDT, стр. 1-4. IEEE, (2015)A Novel System-Level Physics-Based Electromigration Modelling Framework: Application to the Power Delivery Network., , , , и . SLIP, стр. 1-7. IEEE, (2021)Overhead Reduction with Optimal Margining Using A Reliability Aware Design Paradigm., , , , , и . IRPS, стр. 1-7. IEEE, (2021)System-Level Simulation of Electromigration in a 3 nm CMOS Power Delivery Network: The Effect of Grid Redundancy, Metallization Stack and Standard-Cell Currents., , , , и . IRPS, стр. 1-7. IEEE, (2022)Majority logic synthesis., , , , , и . ICCAD, стр. 79. ACM, (2018)Opportunities of Chip Power Integrity and Performance Improvement through Wafer Backside (BS) Connection: Invited Paper., , , , , , и . SLIP, стр. 3:1-3:5. ACM, (2022)Multiplier Architectures: Challenges and Opportunities with Plasmonic-based Logic : (Special Session Paper)., , , , , , и . DATE, стр. 133-138. IEEE, (2020)Thermal Performance Evaluation of Multi-Core SOCs Using Power-Thermal Co-Simulation., , , , , , , , , и 7 other автор(ы). IRPS, стр. 1-6. IEEE, (2024)Novel grid-based power routing scheme for regular controllable-polarity FET arrangements., , и . ISCAS, стр. 1416-1419. IEEE, (2014)