( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Practical exact synthesis.

, , , , , , и . DATE, стр. 309-314. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Claudio Testa

Alessandro Testa

Giovanni Andrea Testa

Laurent Testard

Eleonora Meyer

 

Другие публикации лиц с тем же именем

Three-Input Gates for Logic Synthesis., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (10): 2184-2188 (2021)Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications., , , и . DAC, стр. 74. ACM, (2019)A Hybrid Method for Spectral Translation Equivalent Boolean Functions., , и . PACRIM, стр. 1-6. IEEE, (2019)Scalable Boolean Methods in a Modern Synthesis Flow., , , , , , , , и . DATE, стр. 1643-1648. IEEE, (2019)Scalable Generic Logic Synthesis: One Approach to Rule Them All., , , , , , и . DAC, стр. 70. ACM, (2019)Majority logic synthesis., , , , , и . ICCAD, стр. 79. ACM, (2018)Size Optimization of MIGs with an Application to QCA and STMG Technologies., , , , и . NANOARCH, стр. 157-162. ACM, (2018)LUT-Based Optimization For ASIC Design Flow., , , , , , , , и . DAC, стр. 871-876. IEEE, (2021)Multiplier Architectures: Challenges and Opportunities with Plasmonic-based Logic : (Special Session Paper)., , , , , , и . DATE, стр. 133-138. IEEE, (2020)SAT-Sweeping Enhanced for Logic Synthesis., , , , , , , , и . DAC, стр. 1-6. IEEE, (2020)