( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design of non-contact 2Gb/s I/O test methods for high bandwidth memory (HBM).

, , , , , , , , , , , , , , , , , , и . A-SSCC, стр. 169-172. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Song Song

Song Song

Song-Hak Song-Schreff

Song Gao

Peng Song

 

Другие публикации лиц с тем же именем

Dual-loop 2-step ZQ calibration for dedicated power supply voltage in LPDDR4 SDRAM., , , , , , , , , и 25 other автор(ы). A-SSCC, стр. 153-156. IEEE, (2017)An Enhanced Built-off-Test Transceiver with Wide-range, Self-calibration Engine for 3.2 Gb/s/pin DDR4 SDRAM., , , , , , , , , и 7 other автор(ы). A-SSCC, стр. 139-142. IEEE, (2018)A sub-0.85V, 6.4GBP/S/Pin TX-Interleaved Transceiver with Fast Wake-Up Time Using 2-Step Charging Control and VOHCalibration in 20NM DRAM Process., , , , , , , , , и 16 other автор(ы). VLSI Circuits, стр. 147-148. IEEE, (2018)17.7 A digital DLL with hybrid DCC using 2-step duty error extraction and 180° phase aligner for 2.67Gb/S/pin 16Gb 4-H stack DDR4 SDRAM with TSVs., , , , , , , , , и . ISSCC, стр. 1-3. IEEE, (2015)Design technologies for a 1.2V 2.4Gb/s/pin high capacity DDR4 SDRAM with TSVs., , , , , , , , , и 1 other автор(ы). VLSIC, стр. 1-2. IEEE, (2014)23.2 A 5Gb/s/pin 8Gb LPDDR4X SDRAM with power-isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme., , , , , , , , , и 27 other автор(ы). ISSCC, стр. 390-391. IEEE, (2017)Design of non-contact 2Gb/s I/O test methods for high bandwidth memory (HBM)., , , , , , , , , и 9 other автор(ы). A-SSCC, стр. 169-172. IEEE, (2016)