From post

Exploration and conception of computing architectures of type computing in-memory based on emerging non volatile memories. (Exploration et conception d'architectures de calcul de type in-memory à base de mémoires non volatiles émergentes).

. Aix-Marseille University, France, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Towards a Truly Integrated Vector Processing Unit for Memory-bound Applications Based on a Cost-competitive Computational SRAM Design Solution., , , , , , , , и . ACM J. Emerg. Technol. Comput. Syst., 18 (2): 40:1-40:26 (2022)Computational SRAM Design Automation using Pushed-Rule Bitcells for Energy-Efficient Vector Processing., , , , , , , и . DATE, стр. 1187-1192. IEEE, (2020)Modeling Clock Glitch Fault Injection Effects on a RISC-V Microcontroller., , , и . IOLTS, стр. 1-3. IEEE, (2024)Exploration and conception of computing architectures of type computing in-memory based on emerging non volatile memories. (Exploration et conception d'architectures de calcul de type in-memory à base de mémoires non volatiles émergentes).. Aix-Marseille University, France, (2022)Reconfigurable tiles of computing-in-memory SRAM architecture for scalable vectorization., , , , , , , и . ISLPED, стр. 121-126. ACM, (2020)An Automated Design Methodology for Computational SRAM Dedicated to Highly Data-Centric Applications: Invited Paper., , , , , , , и . SLIP, стр. 4:1-4:7. ACM, (2022)Storage Class Memory with Computing Row Buffer: A Design Space Exploration., , , , , , , , , и . DATE, стр. 1-6. IEEE, (2021)