( en | de | ru )

 

Disambiguation of "Mercandelli, Mario"

Author of the publication

copydeleteadd this publication to your clipboard
A 10.2-ENOB, 150-MS/s Redundant SAR ADC With a Quasi-Monotonic Switching Algorithm for Time-Interleaved Converters.

, , , , , , , , and . NEWCAS, page 20-24. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ernst Marioth-Wirtz

Simone Marion

Martin Marioth

Anneliese Marioth

Ilias Mariolakos

 

Other publications of authors with the same name

A PLL-Based Digital Technique for Orthogonal Correction of ADC Non-Linearity., , , and . ICECS, page 1-4. IEEE, (2021)A 10.2-ENOB, 150-MS/s Redundant SAR ADC With a Quasi-Monotonic Switching Algorithm for Time-Interleaved Converters., , , , , , , , and . NEWCAS, page 20-24. IEEE, (2022)32.8 A 98.4fs-Jitter 12.9-to-15.1GHz PLL-Based LO Phase-Shifting System with Digital Background Phase-Offset Correction for Integrated Phased Arrays., , , , , , , , , and 5 other author(s). ISSCC, page 456-458. IEEE, (2021)A 12.9-to-15.1GHz Digital PLL Based on a Bang-Bang Phase Detector with Adaptively Optimized Noise Shaping Achieving 107.6fs Integrated Jitter., , , , , , , , , and 4 other author(s). ISSCC, page 445-447. IEEE, (2021)Techniques for low-jitter and low-area occupation fractional-N Frequency synthesis.. Polytechnic University of Milan, Italy, (2020)A 3.7-to-4.1GHz Narrowband Digital Bang-Bang PLL with a Multitaps LMS Algorithm to Automatically Control the Bandwidth Achieving 183fs Integrated Jitter., , , and . A-SSCC, page 1-3. IEEE, (2021)Novel Feed-Forward Technique for Digital Bang-Bang PLL to Achieve Fast Lock and Low Phase Noise., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (5): 1858-1870 (2022)17.2 A 66fsrmsJitter 12.8-to-15.2GHz Fractional-N Bang-Bang PLL with Digital Frequency-Error Recovery for Fast Locking., , , , , , , and . ISSCC, page 268-270. IEEE, (2020)17.5 A 12.5GHz Fractional-N Type-I Sampling PLL Achieving 58fs Integrated Jitter., , , , , , , and . ISSCC, page 274-276. IEEE, (2020)A 1.6-to-3.0-GHz Fractional-N MDLL with a Digital-to-Time Converter Range-Reduction Technique Achieving 397fs Jitter at 2.5-mW Power., , , , and . CICC, page 1-4. IEEE, (2019)