Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited).

H. Tsai, P. Narayanan, S. Jain, S. Ambrogio, K. Hosokawa, M. Ishii, C. Mackin, C. Chen, A. Okazaki, A. Nomura, I. Boybat, R. Muralidhar, M. Frank, T. Yasuda, A. Friz, Y. Kohda, A. Chen, A. Fasoli, M. Rasch, S. Wozniak, J. Luquin, V. Narayanan, and G. Burr. ISCAS, page 1-5. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kōmei Hosokawa

Hirofumi Hosokawa

Roberto Tuyoshi Hosokawa

Other publications of authors with the same name

Analog-memory-based 14nm Hardware Accelerator for Dense Deep Neural Networks including Transformers.A. Okazaki, P. Narayanan, S. Ambrogio, K. Hosokawa, H. Tsai, A. Nomura, T. Yasuda, C. Mackin, A. Friz, M. Ishii and 6 other author(s). ISCAS, page 3319-3323. IEEE, (2022)Circuit Techniques for Efficient Acceleration of Deep Neural Network Inference with Analog-AI (Invited).K. Hosokawa, P. Narayanan, S. Ambrogio, H. Tsai, C. Mackin, A. Fasoli, A. Friz, A. Chen, J. Luquin, K. Spoon and 2 other author(s). ISCAS, page 1-5. IEEE, (2021)Neuromorphic devices and architectures for next-generation cognitive computing.G. Burr, P. Narayanan, R. Shelby, S. Ambrogio, H. Tsai, S. Lewis, and K. Hosokawa. ISCAS, page 1-4. IEEE, (2017)Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited).H. Tsai, P. Narayanan, S. Jain, S. Ambrogio, K. Hosokawa, M. Ishii, C. Mackin, C. Chen, A. Okazaki, A. Nomura and 13 other author(s). ISCAS, page 1-5. IEEE, (2023)NVM Weight Variation Impact on Analog Spiking Neural Network Chip.A. Nomura, M. Ito, A. Okazaki, M. Ishii, S. Kim, J. Okazawa, K. Hosokawa, and W. Haensch. ICONIP (7), volume 11307 of Lecture Notes in Computer Science, page 676-685. Springer, (2018)A Switched-Capacitor Integer Compute Unit with Decoupled Storage and Arithmetic for Cloud AI Inference in 5nm CMOS.A. Agrawal, M. Kar, K. Kim, S. Rylov, J. Jung, S. Munetoh, K. Hosokawa, X. Zhang, B. Hekmatshoartabari, F. Carta and 6 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)Training Large-Scale Spiking Neural Networks on Multi-core Neuromorphic System Using Backpropagation.M. Ito, M. Rasch, M. Ishii, A. Okazaki, S. Kim, J. Okazawa, A. Nomura, K. Hosokawa, and W. Haensch. ICONIP (3), volume 11955 of Lecture Notes in Computer Science, page 185-194. Springer, (2019)Performance Analysis of Spiking RBM with Measurement-Based Phase Change Memory Model.M. Ishii, M. Ito, W. Kim, S. Kim, A. Nomura, A. Okazaki, J. Okazawa, K. Hosokawa, M. BrightSky, and W. Haensch. ICONIP (5), volume 1143 of Communications in Computer and Information Science, page 591-599. Springer, (2019)Phase Change Memory-based Hardware Accelerators for Deep Neural Networks (invited).G. Burr, P. Narayanan, S. Ambrogio, A. Okazaki, H. Tsai, K. Hosokawa, C. Mackin, A. Nomura, T. Yasuda, J. Demarest and 15 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)A low power CMOS circuit with Variable Souce Scheme (VSCMOS).T. Yasuda, and K. Hosokawa. ASP-DAC, page 404-407. ACM, (2003)

BibSonomy

Disambiguation of "Hosokawa, Kohji"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited).

Please choose a person to relate this publication to

Kōmei Hosokawa

Hirofumi Hosokawa

Roberto Tuyoshi Hosokawa

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Hosokawa, Kohji"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited).

Please choose a person to relate this publication to

Kōmei Hosokawa

Hirofumi Hosokawa

Roberto Tuyoshi Hosokawa

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Architectures and Circuits for Analog-memory-based Hardware Accelerators for Deep Neural Networks (Invited).