Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

14.5 A 12nm Linux-SMP-Capable RISC-V SoC with 14 Accelerator Types, Distributed Hardware Power Management and Flexible NoC-Based Data Orchestration.

M. dos Santos, T. Jia, J. Zuckerman, M. Cochet, D. Giri, E. Loscalzo, K. Swaminathan, T. Tambe, J. Zhang, A. Buyuktosunoglu, K. Chiu, G. Guglielmo, P. Mantovani, L. Piccolboni, G. Tombesi, D. Trilla, J. Wellman, E. Yang, A. Amarnath, Y. Jing, B. Mishra, J. Park, V. Suresh, S. Adve, P. Bose, D. Brooks, L. Carloni, K. Shepard, and G. Wei. ISSCC, page 262-264. IEEE, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ay Cochet

Olivier Cochet

Other publications of authors with the same name

14.5 A 12nm Linux-SMP-Capable RISC-V SoC with 14 Accelerator Types, Distributed Hardware Power Management and Flexible NoC-Based Data Orchestration.M. dos Santos, T. Jia, J. Zuckerman, M. Cochet, D. Giri, E. Loscalzo, K. Swaminathan, T. Tambe, J. Zhang, A. Buyuktosunoglu and 19 other author(s). ISSCC, page 262-264. IEEE, (2024)8.4 A 0.33V/-40°C process/temperature closed-loop compensation SoC embedding all-digital clock multiplier and DC-DC converter exploiting FDSOI 28nm back-gate biasing.S. Clerc, M. Saligane, F. Abouzeid, M. Cochet, J. Daveau, C. Bottoni, D. Bol, J. Vos, D. Zamora, B. Coeffic and 6 other author(s). ISSCC, page 1-3. IEEE, (2015)A 400-ns-Settling- Time Hybrid Dynamic Voltage Frequency Scaling Architecture and Its Application in a 22-Core Network-on-Chip SoC in 12-nm FinFET Technology.E. Loscalzo, M. Cochet, J. Zuckerman, S. Zalias, M. Lekas, S. Cahill, T. Jia, K. Swaminathan, M. dos Santos, D. Giri and 8 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2024)On-chip supply power measurement and waveform reconstruction in a 28nm FD-SOI processor SoC.M. Cochet, A. Puggelli, B. Keller, B. Zimmer, M. Blagojevic, S. Clerc, P. Roche, J. Autran, and B. Nikolic. A-SSCC, page 125-128. IEEE, (2016)A 12nm Agile-Designed SoC for Swarm-Based Perception with Heterogeneous IP Blocks, a Reconfigurable Memory Hierarchy, and an 800MHz Multi-Plane NoC.T. Jia, P. Mantovani, M. dos Santos, D. Giri, J. Zuckerman, E. Loscalzo, M. Cochet, K. Swaminathan, G. Tombesi, J. Zhang and 8 other author(s). ESSCIRC, page 269-272. IEEE, (2022)Sub-microsecond adaptive voltage scaling in a 28nm FD-SOI processor SoC.B. Keller, M. Cochet, B. Zimmer, Y. Lee, M. Blagojevic, J. Kwak, A. Puggelli, S. Bailey, P. Chiu, D. Dabbelt and 4 other author(s). ESSCIRC, page 269-272. IEEE, (2016)A Scalable Methodology for Agile Chip Development with Open-Source Hardware Components.M. dos Santos, T. Jia, M. Cochet, K. Swaminathan, J. Zuckerman, P. Mantovani, D. Giri, J. Zhang, E. Loscalzo, G. Tombesi and 8 other author(s). ICCAD, page 20:1-20:9. ACM, (2022)A 2.7pJ/cycle 16MHz SoC with 4.3nW power-off ARM Cortex-M0+ core in 28nm FD-SOI.G. Lallement, F. Abouzeid, M. Cochet, J. Daveau, P. Roche, and J. Autran. ESSCIRC, page 153-162. IEEE, (2017)Digital-to-Analog Converters for 100+ Gb/s Wireline Transmitters: Architectures, Circuits, and Calibration.T. Dickson, Z. Deniz, M. Cochet, J. Bulzacchelli, M. Kossel, P. Francese, T. Morf, J. Proesel, H. Ainspan, M. Brändli and 1 other author(s). CICC, page 1-8. IEEE, (2024)BlitzCoin: Fully Decentralized Hardware Power Management for Accelerator-Rich SoCs.M. Cochet, K. Swaminathan, E. Loscalzo, J. Zuckerman, M. dos Santos, D. Giri, A. Buyuktosunoglu, T. Jia, D. Brooks, G. Wei and 3 other author(s). ISCA, page 801-817. IEEE, (2024)

BibSonomy

Disambiguation of "Cochet, Martin"

Please choose a person to relate this publication to

Ay Cochet

Olivier Cochet

Martin Breitenfeldt

Martin Faes

Martin Klug

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Cochet, Martin"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML 14.5 A 12nm Linux-SMP-Capable RISC-V SoC with 14 Accelerator Types, Distributed Hardware Power Management and Flexible NoC-Based Data Orchestration.

Please choose a person to relate this publication to

Ay Cochet

Olivier Cochet

Martin Breitenfeldt

Martin Faes

Martin Klug

Other publications of authors with the same name

Disambiguation