( en | de | ru )

 

Disambiguation of "Fujita, Tetsuya"

Author of the publication

copydeleteadd this publication to your clipboard
A conditional clocking flip-flop for low power H.264/MPEG-4 audio/visual codec LSI.

, , , , , , , , , , and . CICC, page 527-530. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Toko Fujita

Tetsuya Takahashi

Buntaro Fujita

Masayuki Fujita

Tetsuya Mizutani

 

Other publications of authors with the same name

Improvement of Factor Model with Text Information Based on Factor Model Construction Process., , , and . IIMSS, volume 254 of Frontiers in Artificial Intelligence and Applications, page 222-230. IOS Press, (2013)A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 33 (11): 1772-1780 (1998)MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing., and . ISCA, page 443-451. IEEE Computer Society, (1988)A conditional clocking flip-flop for low power H.264/MPEG-4 audio/visual codec LSI., , , , , , , , , and 1 other author(s). CICC, page 527-530. IEEE, (2005)Substrate noise influence on circuit performance in variable threshold-voltage scheme., , , , , , and . ISLPED, page 309-312. IEEE, (1996)A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme., , , , , , , , , and 3 other author(s). IEEE J. Solid State Circuits, 31 (11): 1770-1779 (1996)A single-chip 802.11a MAC/PHY with a 32-b RISC processor., , , , , , and . IEEE J. Solid State Circuits, 38 (11): 2001-2009 (2003)A 222mW H.264 Full-HD decoding application processor with x512b stacked DRAM in 40nm., , , , , , , , , and 4 other author(s). ISSCC, page 326-327. IEEE, (2010)A 9.7mW AAC-Decoding, 620mW H.264 720p 60fps Decoding, 8-Core Media Processor with Embedded Forward-Body-Biasing and Power-Gating Circuit in 65nm CMOS Technology., , , , , , , , , and 12 other author(s). ISSCC, page 262-263. IEEE, (2008)A 7uW deep-sleep, ultra low-power WLAN baseband LSI for mobile applications., , , , , , , , , and 4 other author(s). COOL Chips, page 1-3. IEEE Computer Society, (2011)