( en | de | ru )

 

Disambiguation of "Fujita, Tetsuya"

Author of the publication

copydeleteadd this publication to your clipboard
Improvement of Factor Model with Text Information Based on Factor Model Construction Process.

, , , and . IIMSS, volume 254 of Frontiers in Artificial Intelligence and Applications, page 222-230. IOS Press, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Toko Fujita

Tetsuya Takahashi

Buntaro Fujita

Masayuki Fujita

Tetsuya Mizutani

 

Other publications of authors with the same name

A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme., , , , , , , , , and 8 other author(s). IEEE J. Solid State Circuits, 33 (11): 1772-1780 (1998)Improvement of Factor Model with Text Information Based on Factor Model Construction Process., , , and . IIMSS, volume 254 of Frontiers in Artificial Intelligence and Applications, page 222-230. IOS Press, (2013)MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing., and . ISCA, page 443-451. IEEE Computer Society, (1988)A conditional clocking flip-flop for low power H.264/MPEG-4 audio/visual codec LSI., , , , , , , , , and 1 other author(s). CICC, page 527-530. IEEE, (2005)Substrate noise influence on circuit performance in variable threshold-voltage scheme., , , , , , and . ISLPED, page 309-312. IEEE, (1996)Conditional Data Mapping Flip-Flops for Low-Power and High-Performance Systems., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (12): 1379-1383 (2006)A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40nm CMOS., , , and . ISSCC, page 338-340. IEEE, (2011)Learning of situation dependent prediction toward acquiring physical causality., , , and . EpiRob, (2009)A 9.7mW AAC-Decoding, 620mW H.264 720p 60fps Decoding, 8-Core Media Processor with Embedded Forward-Body-Biasing and Power-Gating Circuit in 65nm CMOS Technology., , , , , , , , , and 12 other author(s). ISSCC, page 262-263. IEEE, (2008)A 7uW deep-sleep, ultra low-power WLAN baseband LSI for mobile applications., , , , , , , , , and 4 other author(s). COOL Chips, page 1-3. IEEE Computer Society, (2011)