( en | de | ru )

 

Disambiguation of "Ribas, Renato P."

Author of the publication

copydeleteadd this publication to your clipboard
Spin diode network synthesis using functional composition.

, , , , , and . SBCCI, page 1-6. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Maristella Ribas

Cesar Ribas Cezar

Renato Hasche

Renato Pasold

Renato Meola

 

Other publications of authors with the same name

Graph-Based Transistor Network Generation Method for Supergate Design., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (2): 692-705 (2016)A Two-Level Approximate Logic Synthesis Combining Cube Insertion and Removal., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (11): 5126-5130 (2022)ATMR design by construction based on two-level ALS., , , , and . SBCCI, page 1-6. IEEE, (2023)On-silicon validation of a benchmark generation methodology for effectively evaluating combinational cell library design., , , , , and . LATS, page 135-140. IEEE, (2016)A Benchmark Suite to Jointly Consider Logic Synthesis and Physical Design., , , and . ISPD, page 185-192. ACM, (2015)SwitchCraft: a framework for transistor network design., , , , , and . SBCCI, page 49-53. ACM, (2010)Performance evaluation of optimized transistor networks built using independent-gate FinFET., , , , and . LASCAS, page 227-230. IEEE, (2016)KL-Cuts: A new approach for logic synthesis targeting multiple output blocks., , , and . DATE, page 777-782. IEEE Computer Society, (2010)Logic synthesis for manufacturability considering regularity and lithography printability., , , , , and . ISVLSI, page 230-235. IEEE Computer Socity, (2013)Switch level optimization of digital CMOS gate networks., , , and . ISQED, page 324-329. IEEE Computer Society, (2009)